1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
| # 查看处理器硬件信息 [root@k104 ~]# dmidecode --type processor # dmidecode 3.2 Getting SMBIOS data from sysfs. SMBIOS 3.2 present.
Handle 0x0091, DMI type 4, 48 bytes Processor Information Socket Designation: CPU0 Type: Central Processor Family: Xeon Manufacturer: Intel(R) Corporation ID: 57 06 05 00 FF FB EB BF Signature: Type 0, Family 6, Model 85, Stepping 7 Flags: FPU (Floating-point unit on-chip) VME (Virtual mode extension) DE (Debugging extension) PSE (Page size extension) TSC (Time stamp counter) MSR (Model specific registers) PAE (Physical address extension) MCE (Machine check exception) CX8 (CMPXCHG8 instruction supported) APIC (On-chip APIC hardware supported) SEP (Fast system call) MTRR (Memory type range registers) PGE (Page global enable) MCA (Machine check architecture) CMOV (Conditional move instruction supported) PAT (Page attribute table) PSE-36 (36-bit page size extension) CLFSH (CLFLUSH instruction supported) DS (Debug store) ACPI (ACPI supported) MMX (MMX technology supported) FXSR (FXSAVE and FXSTOR instructions supported) SSE (Streaming SIMD extensions) SSE2 (Streaming SIMD extensions 2) SS (Self-snoop) HTT (Multi-threading) TM (Thermal monitor supported) PBE (Pending break enabled) Version: Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz Voltage: 1.6 V External Clock: 100 MHz Max Speed: 3200 MHz Current Speed: 2200 MHz Status: Populated, Enabled Upgrade: Socket LGA3647-1 L1 Cache Handle: 0x008E L2 Cache Handle: 0x008F L3 Cache Handle: 0x0090 Serial Number: Not Specified Asset Tag: UNKNOWN Part Number: Not Specified Core Count: 10 Core Enabled: 10 Thread Count: 10 Characteristics: 64-bit capable Multi-Core Hardware Thread Execute Protection Enhanced Virtualization Power/Performance Control
Handle 0x0095, DMI type 4, 48 bytes Processor Information Socket Designation: CPU1 Type: Central Processor Family: Xeon Manufacturer: Intel(R) Corporation ID: 57 06 05 00 FF FB EB BF Signature: Type 0, Family 6, Model 85, Stepping 7 Flags: FPU (Floating-point unit on-chip) VME (Virtual mode extension) DE (Debugging extension) PSE (Page size extension) TSC (Time stamp counter) MSR (Model specific registers) PAE (Physical address extension) MCE (Machine check exception) CX8 (CMPXCHG8 instruction supported) APIC (On-chip APIC hardware supported) SEP (Fast system call) MTRR (Memory type range registers) PGE (Page global enable) MCA (Machine check architecture) CMOV (Conditional move instruction supported) PAT (Page attribute table) PSE-36 (36-bit page size extension) CLFSH (CLFLUSH instruction supported) DS (Debug store) ACPI (ACPI supported) MMX (MMX technology supported) FXSR (FXSAVE and FXSTOR instructions supported) SSE (Streaming SIMD extensions) SSE2 (Streaming SIMD extensions 2) SS (Self-snoop) HTT (Multi-threading) TM (Thermal monitor supported) PBE (Pending break enabled) Version: Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz Voltage: 1.6 V External Clock: 100 MHz Max Speed: 3200 MHz Current Speed: 2200 MHz Status: Populated, Enabled Upgrade: Socket LGA3647-1 L1 Cache Handle: 0x0092 L2 Cache Handle: 0x0093 L3 Cache Handle: 0x0094 Serial Number: Not Specified Asset Tag: UNKNOWN Part Number: Not Specified Core Count: 10 Core Enabled: 10 Thread Count: 10 Characteristics: 64-bit capable Multi-Core Hardware Thread Execute Protection Enhanced Virtualization Power/Performance Control
|